GPCle Development Kit User's Guide for GPCle DevKit version 1.4.3

Last modified at: Feb. 8, 2013



K & F Computing Research Co. E-mail: support@kfcr.jp

Contents

1	Abstract	4
2	Contents of the Kit	4
3	3.2 Supported FPGA devices	5 6 7
4	Basic Usage 4.1 Logic Synthesis	10 10 11 11
5	Advanced Usage 5.1 Source Code Updation	18 18
6	6.1 Details of Entity hib 2 6.1.1 Header Part 2 6.1.2 GENERIC Declaration 2 6.1.3 PORT Declaration 2 6.2 Details of Entity gpcie 2 6.2.1 Header Part 2 6.2.2 GENERIC Declaration 2 6.3 Details of Entity phypcs 4 6.3.1 Header Part 4 6.3.2 GENERIC Declaration 4	23 23 24 27 27
7	License 4 7.1 Lincense for GPCle DS and GPCle SP	1 6 46

8 Modification History

1 Abstract

This document describes usage of the GPCle Development Kit.

2 Contents of the Kit

GPCIe is a PCI Express IP core developed by K&F Computing Research Co. (hereafter KFCR). It provides a simple interface to the backend logic designed by the user. Combining GPCIe with the backend logic, the user can easily implement an interface to other PCI Express devices without detailed knowledge about PCI Express protocol.

The development kit includes the following three logic designs (all logic designs are provided as VHDL sources):

- 1. Host Interface Bridge (HIB) at the topmost layer of the GPCle design hierarchy. It provides a simple and easy-to-use interface to the backend logic designed by the user.
- 2. GPCle core, which implements the Transaction layer, the Data Link layer, and the PHY MAC sub layer defined by the PCl Express Specification, as well as the "Application layer" built over these three layers. PCl configuration registers and DMA controllers are built in this layer.
- 3. PHY, which implements the PHY PCS and PHY PMA sub layers using embedded Gigabit transceiver of Altera's FPGA devices.

The development kit also includes reference designs (i.e. a sample logic) to show usage of HIB, as well as its device driver and control library which run on the host computer.

The kit contains the following items:

gpciepkg/

00readme This file.

00readme-j Japanese translation of this file.
00license License agreement of this package.
00license-j Japanese translation of 00license.
doc/ User's guide and other documents.
script/ Utilities to install/bakup this package.

software/ Software to control HIB.

driver/ A source code of the HIB device driver (for Linux).
win/ A source code of the HIB device driver (for Windwos).
hibutil/ A source code of the HIB control library (for Linux).
win/ A source code of the HIB control library (for Windows).

include/ Header files for HIB control library.

lib/ HIB control library.

sample/ A sample program to show usage of HIB control library.

tool/ Utilities to manage HIB control softwares.

hardware_altera/ GPCle IP core and its reference design (for Altera's FPGA devices)

hib.vhd Logic design of HIB.

gpcie.vhd Logic design of GPCle core. phy.vhd Logic design of PHY.

topdesign/ The top levels of reference designs.

synth/ Files used for synthesis of the reference design (.qpf, .qsf, .sdc).

Makefile A makefile to generate hib.vhd, gpcie.vhd, and phy.vhd from VHDL source template.

template/ VHDL source template.

hardware_xilinx/ GPCle IP core and its reference design (for Xilinx's FPGA devices)

hib.vhd Logic design of HIB.

gpcie.vhd Logic design of GPCle core.

topdesign/ The top levels of reference designs.

synth/ Files used for synthesis of the reference design (.qpf, .qsf, .sdc).

Makefile A makefile to generate hib.vhd and gpcie.vhd from VHDL source template.

template/ VHDL source template.

In section 3, we briefly overview GPCle. In section 4, basic usage of GPCle with HIB wrapper and with embedded transceiver is shown. In section 5, we give description for advanced usage, such as directly handle GPCle IP core without HIB wrapper. Section 6 is devoted for detailed description of the VHDL entities.

Hereafter, all file locations are shown as relative path from the top directory of the development kit, gpciepkg/, unless otherwise specified.

3 Function Overview

3.1 Supported PCI Express device type

GPCle operates as an Endpoint. It does not operate as a Switch nor a Rootport (of a Root Complex).

3.2 Supported FPGA devices

List of supported FPGA devices:

	(Device Gen1 (2.5Gbps) Gen2 (5.0Gbps)						
Gen1 (2.5Gbps)			Gen2 (5.0Gbps)					
x8	x4	x1	x8	x4	x1			
125MHz		250MHz						
128b	64b	16b	128b	64b	16b			
**	**	**	-	-	-			
	**	**	-	-	-			
		**	-	-	-			
***	***	***	*	*	*			
***	***	***	-	-	-			
	•	**	-	-	-			
	×8 128b **	x8 x4 125MH: 128b 64b ** ** . ** 	125MHz 128b 64b 16b ** ** ** . ** . ** ** ** ** **	x8 x4 x1 x8 125MHz 2! 128b 64b 16b 128b ** ** * . ** * - . . ** - *** ** * - *** ** * - *** ** - -	x8 x4 x1 x8 x4 125MHz 250MHz 128b 64b 16b 128b 64b ** ** ** - - . ** ** - - *** ** - - *** ** * * *** ** * *			


^{*** :} Supported by all editions of GPCle.

^{** :} Supported by GPCle DS and GPCle SP only (not supported by GPCle free-evaluation edition nor by GPCle2).

^{*} : Supported by GPCle DS and GPCle2 only (not supported by GPCle free-evaluation edition nor by GPCle SP).

^{. :} Implemented for GPCIe DS but not tested yet.

3.3 Structure of the Design



GPCIe consists of three entities, namely, hib, gpcie, and phypcs.

Entity hib is located at the topmost layer, which provides a simple interface to the backend logic designed by the user.

Entity gpcie implements the Transaction layer, the Data Link layer, and the PHY MAC sub layer defined by the PCI Express Specification, as well as the "Application layer" built over these three layers. PCI configuration registers and DMA controllers are built in this layer.

Entity phypos implements the PHY PCS and PHY PMA sub layers using embedded transceiver of Altera's FPGA devices. This entity is not used when external PHY chips are used. In such a case, the PIPE interface of entity gpcie is connected to the PHY chips.

4 Basic Usage


In this section, basic usage of GPCle with HIB wrapper and embedded transceiver is shown. For usage without HIB, and usage with external PHY chips, see section 5.

In order to use GPCle from a logic designed by the user (hereafter backend logic), create an instance of entity hib. The backend logic communicate with the host computer (*i.e.* the upstream PCl Express device) via the HIB interface. HIB bridges data transfer via the PCl Express link and that via the HIB interface.




Data transfer from the host computer to HIB is performed by Program I/O (PIO) write. Data transfer from HIB to the host computer is performed by Direct Memory Access (DMA) write. Softwares to control these transfers are included in the development kit. Usage of the softwares will be described later.

Data transfer between HIB and the backend logic is performed using four signals (hib_we, hib_data, backend_we, backend_data) synchronized to a 125MHz clock clk_out. The backend writes to HIB using data bus backend_data, and its enable signal backend_we. HIB writes to the backend using data bus hib_data, and its enable signal hib_we.



Write from HIB to the backend.



Write from the backend to HIB.

The backend cannot insert any delay during a write burst from HIB. The backend must receive all data whenever hib_we is asserted.

HIB has an internal buffer to temporary store data written by the backend (By default, size of the buffer is set to 8k bytes). HIB sends contents of the buffer to the host computer, when HIB receives DMA write request from the host. The backend should watch over the buffer status. HIB itself does not check the buffer overflow.

DMA controllers and a PIO write controller reside in HIB. These controller can be accessed via HIB local registers mapped to the PCI Base Address Register 0 (BAR0) space.

The host computer performs PIO write onto the BAR2 space. HIB is designed so that it can achieve high transfer speed, if the page attribute of the BAR2 space region in use is set to write-combining mode (see the source code template/hibctl.vhd for implementation detail). A procedure to set the page attribute will be described in section 4.2.4.

You can find a sample logic at topdesign/ifpga_xxx{8,4,1}.vhd, which shows the actual usage of HIB (here, xxx denotes device type, such as agx, s2gx, c3 and c4gx). In the following, we describe how to synthesise the sample logic, and how to control it from the host computer.

4.1 Logic Synthesis

Use Altera's Quartus II for logic synthesis. Synthesis using other tools may be possible, but are not tested. You can find Quartus Project Files (.qpf) and a Quartus Setting Files (.qsf) at:

```
synth/ifpga_xxx{8,4,1}.qpf
synth/ifpga_xxx{8,4,1}.qsf,
```

with which you can synthesize sample logics

```
topdesign/ifpga_xxx{8,4,1}.vhd
```

to obtain an SRAM Object Files (.sof). These files can be used to configure KFCR's evaluation boards GPCle-Eval-AGX8 and GPCle2-Eval-S2GX8.

Note that only two VHDL source files:

```
hib.vhd
topdesign/ifpga_xxx{8,4,1}.vhd
```

are used for the synthesis. Although HIB internally uses entity gpcie and phypcs, gpcie.vhd and phy.vhd are not necessary. These are included into hib.vhd, just for user's convenience.

4.2 Softwares for HIB

The development kit includes softwares to control HIB from the host computer. The softwares consist of two components: HIB device driver and HIB control library. Installation procedure and usage of the softwares are described in this section.

Note: For now, the softwares are available for Linux and Windows (GPCle free-evaluation edition includes software for Linux only), and other platforms are currently not supported. However, this DOES NOT imply that design of HIB is OS dependent. HIB is designed independent of any specific OS, and can be controlled from platforms other than Linux and Windows, if appropriate softwares are provided.

4.2.1 Software Installation (for Linux)

In order to install the softwares, run scripts/install.csh and follow its instruction.

Note that a complete source tree of the Linux kernel is required for successful installation.

4.2.2 Device Driver Configuration

Everytime the host computer is restarted, the HIB device driver need to be configured into the Linux kernel. In order to do this, change directory to driver/, and type make installmodule (You need the root permission).

```
[root@localhost driver]# make installmodule
./install0.csh

-- install module hibdrv --
hibdrv: 1 HIB(s) found.

rm -f /dev/hibdrv[0-9]

/sbin/insmod -f hibdrv.ko
mknod /dev/hibdrv0 c 253 0

chgrp wheel /dev/hibdrv0

chmod 666 /dev/hibdrv0

crw-rw-rw- 1 root wheel 253, 0 Jul 9 12:59 /dev/hibdrv0
-- done --
```

This should plug-in the HIB device driver hibdrv into the kernel. You can use a command /sbin/lsmod to check the driver status. Output of the command should have a line that contains a word hibdrv.

```
kawai@localhost[2]>lsmod

Module Size Used by
hibdrv 39608 0
... ...
```

Once the device driver is properly configured, softwares running on the userland can access to HIB via the driver.

4.2.3 Functionality Test

A command hibutil/hibtest can be used to check functionality of the HIB installed into the system. Run hibtest without argument to show its usage:

- 7) write HIB local registers mapped to BARO <addr> <val> [devid]
- 8) read backend memory space mapped to BAR1 <addr> [devid]
- 9) write backend memory space mapped to BAR1 <addr> <val> [devid]
- 10) check DMA read/write function <size> <sendfunc> [devid] (host <-> HIB)
- 11) measure DMA performance <sendfunc> [devid] (host <-> HIB)
- 12) measure DMA write performance [devid] (host <- HIB; bypass internal FIFO)
- 13) measure DMA read performance <sendfunc> [devid] (host -> HIB; bypass internal FIFO)
- 14) reset backend [devid]
- 15) raw PIO r/w & DMA r/w [devid]
- 16) measure DMA performance with multiple HIBs <sendfunc> <# of hibs> (host <-> HIBs internal FIFO)
- 17) measure DMA write performance with multiple HIBs <# of hibs> [devid offset] (host <- HIBs; bypass internal FIFO)
- 18) measure DMA read performance with multiple HIBs <sendfunc> <# of hibs> [devid offset] (host -> HIBs; bypass internal FIFO)
- 19) erase configuration ROM (EPCS64) [devid]
- 20) write .rpd to configuration ROM (EPCS64) <rpd-file> [devid]
- 21) read configuration ROM ID (0x10:EPCS1 0x12:EPCS4 0x14:EPCS16 0x16:EPCS64) [devid]
- 22) set pipeline clock frequency to (PCI-X_bus_freq * N / M) <N> <M> [devid]

Run hibtest 0 to show contents of the PCI configuration registers of the HIB:

```
kawai@localhost[4]>./hibtest 0
```

hib0:

protocol : PCIe

link width negotiated: x8

supported: x8

link speed negotiated : 2.5 Gb/s

supported : 2.5 Gb/s

max payload size negotiated : 128 byte

supported : 256 byte

max read request size : 256 byte

configuration register:

0x00000000: 0x0e701b1a

0x00000004: 0x00100007

0x00000008: 0xff000001

0x000000c: 0x0000008

0x00000010: 0xdf608008 0xdf608000

0x00000014: 0xdf610008 0xdf610000 0x00000018: 0xdf600008 0xdf600000

0x0000001c: 0x00000000 0x00000000

0x00000020: 0x00000000

0x00000024: 0x00000000

0x00000028: 0x00000000

0x0000002c: 0x0e701b1a

0x0000030: 0x00000000

```
0x00000034: 0x00000080

0x00000038: 0x00000000

0x0000003c: 0x000000ff

PCI Express Capability Register:

0x00000080: 0x00110010

0x00000084: 0x00000001

0x00000088: 0x00001000

0x0000008c: 0x00000481

0x00000090: 0x00810000
```

Run hibtest 10 10 1 to test loopback transfer. This will send 10 * 8 byte data from the host computer by PIO write transfer. The HIB receives the data, and then send it back to the host computer by DMA write transfer. The host computer compares the data transmitted and received, and print OK if these are completely matched, print NG otherwise.

```
kawai@localhost[5]>./hibtest 10 10 1
# check hib[0] DMA read/write (host <-> HIB internal FIFO)
size 10
# hib[0] PIO write, and then DMA write (host <-> HIB internal FIFO)
clear DMA buf...
DMA read size: 10 words (80 bytes)
will dmar...
rbuf[0000]: 0x111111111111111
                              wbuf[0000]: 0x1111111111111111
rbuf[0001]: 0x22222222222222
                              wbuf[0001]: 0x2222222222222
rbuf[0002]: 0x33333333333333333
                              wbuf[0002]: 0x33333333333333333
                              wbuf[0003]: 0x4444444444444444
rbuf[0004]: 0x5555555555555555
                              wbuf [0004]: 0x555555555555555
wbuf [0005]: 0x66666666666666
rbuf[0006]: 0x123456789abc0006
                              wbuf[0006]: 0x123456789abc0006
rbuf[0007]: 0x123456789abc0007
                              wbuf [0007]: 0x123456789abc0007
rbuf[0008]: 0x123456789abc0008
                              wbuf [0008]: 0x123456789abc0008
rbuf[0009]: 0x123456789abc0009
                              wbuf[0009]: 0x123456789abc0009
---- transfer size reached ----
rbuf[0010]: 0x123456789abc000a
                              wbuf[0010]: 0xfedcba987654000a
                              wbuf[0011]: 0xfedcba987654000b
rbuf[0011]: 0x123456789abc000b
done
 10 words (80 bytes).
OK
```

Run hibtest 12 to measure performance of the DMA write transfer (write from HIB to the host).

```
kawai@localhost[6]>./hibtest 12
```

```
# hib[0] DMA write (host <- HIB)
size: 1024 DMA write: 1.562367 sec 512.043597 MB/s
size: 2048 DMA write: 1.101087 sec 726.554697 MB/s
size: 4096 DMA write: 0.857353 sec 933.104598 MB/s
size: 8192 DMA write: 0.739353 sec 1082.027209 MB/s
size: 16384 DMA write: 0.680854 sec 1174.995203 MB/s
size: 32768 DMA write: 0.651100 sec 1228.690060 MB/s
```

Run hibtest 13 1 to measure performance of the PIO write transfer (write from the host to HIB).

kawai@localhost[7]>./hibtest 13 1

```
# hib[0] PIO write (host -> HIB)
size: 64 PIO write: 2.037641 sec 392.610858 MB/s
size: 128 PIO write: 1.233335 sec 648.647763 MB/s
size: 256 PIO write: 0.822831 sec 972.253211 MB/s
size: 512 PIO write: 0.639186 sec 1251.591587 MB/s
size: 1024 PIO write: 0.620417 sec 1289.455073 MB/s
size: 2048 PIO write: 0.620460 sec 1289.365885 MB/s
size: 4096 PIO write: 0.620398 sec 1289.495211 MB/s
size: 8192 PIO write: 0.620425 sec 1289.438721 MB/s
size: 16384 PIO write: 0.620416 sec 1289.457550 MB/s
```

Usage of hibtest not shown above, see the source code hibutil/hibtest.c.

4.2.4 MTRR Set up

The host computer performs PIO write via the BAR2 space. HIB is designed so that it can achieve high transfer speed, if the page attribute of the BAR2 space region in use is set to the *write-combining* mode. If the mode is not set, the speed would be reduced to 20% or lower of the peak.

The mode of the BAR2 space can be set via MTRR (memory type range register) of the host computer. In order to set the mode to write-combining, run scripts/setmtrr.csh (You need the root permission). The script searches for a free (i.e. not used by other device) MTRR, and using that MTRR, set the BAR2 space to the write-combining mode.

```
[root@localhost driver]# ./setmtrr.csh

Searching for HIB(s)... Found 0 PCI-X HIB(s). Found 1 PCIe HIB(s).
Found 1 HIB(s) in total.

Trying to set 1 MTRR(s)...
   echo "base=0xdf600000 size=0x1000 type=write-combining" > /proc/mtrr
Done.

current setting of MTRRs:
reg00: base=0x00000000 ( OMB), size=2048MB: write-back, count=1
reg01: base=0x80000000 (2048MB), size=1024MB: write-back, count=1
```

```
reg02: base=0x100000000 (4096MB), size=200704MB: write-back, count=1
reg03: base=0x200000000 (8192MB), size=1024MB: write-back, count=1
reg04: base=0xdf600000 (3574MB), size= 4KB: write-combining, count=1
```

The output should include a line containing "base=0xAAAAAAA (XXXXMB), size = 4kB: write-combining", where AAAAAAAA denote the start address of the BAR2 space of HIB. The value can be checked by hibtest 4 18:

```
kawai@localhost[8]>../hibutil/hibtest 4 18
hib[0] config 0x00000018: 0xdf600008
```

Note1: The BAR2 space may not be set up to the write-combining mode, if, for example, all 8 existing MTRRs are already used by other devices, or, the total size of the main memory exceeds 4GB and the chipset cannot handle I/O remapping. Depending on the chipset, this problem may be avoided (e.g. by setting I/O remapping of the main memory to address higher than 4GB, or setting memory hole granularity to a larger value). Refer to the manual of the chipset or the mother board.

Note2: MTRR set up may not be necessary if the Linux kernel version is 2.6.26 or higher, and PAT (page attribute table) support is enabled. In order to see if it is enabled or not, look inside the Linux header files *e.g.*, /usr/src/linux/include/linux/autoconf.h and check if CONFIG_X86_PAT is defined or not.

Running hibtest 13 1 before and after the write-combining mode set up, you can see improvement of the PIO write performance:

Before the write-combining mode set up (x8 link):

```
kawai@localhost[9]>./hibtest 13 1
# hib[0] PIO write (host -> HIB)
size: 64 PIO write: 7.319836 sec 109.292068 MB/s
size: 128 PIO write: 6.857664 sec 116.657799 MB/s
size: 256 PIO write: 6.597888 sec 121.250922 MB/s
size: 512 PIO write: 6.458101 sec 123.875423 MB/s
size: 1024 PIO write: 6.404411 sec 124.913905 MB/s
size: 2048 PIO write: 6.397210 sec 125.054514 MB/s
size: 4096 PIO write: 6.387041 sec 125.253617 MB/s
size: 8192 PIO write: 6.390173 sec 125.192230 MB/s
size: 16384 PIO write: 6.384816 sec 125.297269 MB/s
```

After the write-combining mode set up (x8 link):

```
kawai@localhost[10] > ./hibtest 13 1
# hib[0] PIO write (host -> HIB)
size: 64 PIO write: 2.037641 sec  392.610858 MB/s
size: 128 PIO write: 1.233335 sec  648.647763 MB/s
size: 256 PIO write: 0.822831 sec  972.253211 MB/s
size: 512 PIO write: 0.639186 sec  1251.591587 MB/s
```

```
size: 1024 PIO write: 0.620417 sec 1289.455073 MB/s size: 2048 PIO write: 0.620460 sec 1289.365885 MB/s size: 4096 PIO write: 0.620398 sec 1289.495211 MB/s size: 8192 PIO write: 0.620425 sec 1289.438721 MB/s size: 16384 PIO write: 0.620416 sec 1289.457550 MB/s
```

4.2.5 HIB Control Library Usage

HIB control library provides an API to handle data transfer between the host computer and HIB. In order to use the library, include a header file include/hibutil.h into your own source code (written in C or C++), and link lib/libhib.a.

Descriptions for substantial functions provided by the library are given below. For usages of other functions, look inside the source code hibutil/hibutil.c.

 ${\bf Hib^*\ hib_openMC(int\ devid)}$ Obtains access permission of a HIB that has a device ID devid. If the HIB is already obtained by another process, this function blocks. The device ID devid is a small integer uniquely assigned to each HIB. When n HIBs are installed in the system, one of device IDs from 0 to n-1 is assigned to each of them.

 $hib_openMC(void)$ returns a pointer to a variable of type Hib. The variable stores information necessary to manage the HIB device opened. Some API functions require the pointer as their argument (cf. hib_dmawMC).

void hib_closeMC(int devid) Release access permission of a HIB that has a device ID devid, so that other process can obtain it.

void hib_piowMC(int devid, int size, UINT64 *buf) writes data stored in the main memory to a HIB that has a device ID devid. Size of the data is given by size (in 8-byte unit), and the start address is given by buf.

For the buffer pointed by buf, you can specify a memory region allocated by a usual method, such as an array of type UINT64 statically allocated, or a region dynamically allocated by malloc().

void hib_start_dmawMC(int devid, int size, UINT64 *buf) sends a DMA-write request to a HIB that has a device ID devid, which will kick off a data transfer from the HIB to the host. Size of the data is given by size (in 8-byte unit), and the address of the receiving buffer is given by buf.

Note that you CANNOT specify an arbitrary memory region as the receiving buffer. Only a memory region pointed to by h->dmaw_buf, or h->dmaw_buf+offset can be used as buf. Here, h denotes a pointer to a variable of type Hib returned by hib_openMC(), and the value of offset+size should not exceed 32k byte. The address pointed by h->dmaw_buf is a continuous memory region allocated inside the Linux kernel space, which is mapped to the userland. In order to store the data received from the HIB into a buffer in the userland, such as a statically allocated array, or a region dynamically allocated by malloc(), you need to copy the data from h->dmaw_buf to the buffer.

int $hib_finish_dmawMC(int\ devid)$ waits for completion of a DMA write transfer started by $hib_start_dmawMC()$.

UINT32 hib_config_readMC(int devid, UINT32 addr) reads the value of the PCI Configuration Register address addr of a HIB that has a device ID devid.

void hib_config_writeMC(int devid, UINT32 addr, UINT32 value) writes a value to the PCI Configuration Register address address of a HIB that has a device ID devid.

UINT32 hib_mem_readMC(int devid, UINT32 addr) reads the value of the HIB Local Register address addr of a HIB that has a device ID devid. See template/hibctl.vhd for the address map of the Local Register.

void hib_mem_writeMC(int devid, UINT32 addr, UINT32 value) writes a value to the HIB Local Register address address of a HIB that has a device ID devid.

An Example Program using the HIB Control Library:

You can find an example of application program at sample/loopback.c, which internally uses the HIB control library. It performs a simple loopback transfer: It transmit 10 * 8 byte data from the host computer. HIB receives the data, and then send it back to the host computer. The host computer compares the data transmitted and received, and report the result.

```
kawai@localhost[9]>./loopback
0x0000 sent: 0x123456789abc0000
                                    received: 0x123456789abc0000
                                                                  OK
0x0001 sent: 0x123456789abc0001
                                    received: 0x123456789abc0001
                                                                  OK
0x0002 sent: 0x123456789abc0002
                                    received: 0x123456789abc0002
                                                                  OK
0x0003 sent: 0x123456789abc0003
                                    received: 0x123456789abc0003
                                                                  OK
                                    received: 0x123456789abc0004
0x0004 sent: 0x123456789abc0004
                                                                  ŊΚ
0x0005 sent : 0x123456789abc0005
                                    received: 0x123456789abc0005
                                                                  OK
0x0006 sent: 0x123456789abc0006
                                    received: 0x123456789abc0006
                                                                  OK
0x0007 sent: 0x123456789abc0007
                                    received: 0x123456789abc0007
                                                                  OK
0x0008 sent: 0x123456789abc0008
                                    received: 0x123456789abc0008
                                                                  OK
0x0009 sent: 0x123456789abc0009
                                    received: 0x123456789abc0009
                                                                  OK
```

5 Advanced Usage

In this section, advanced usages of GPCle are described. In section 5.1, a procedure to apply modifications to the source code of the GPCle logic design is described. Section 5.2 suggest an alternative design of GPCle to improve DMA write performance. In section 5.3, necessary modifications to the HIB design are described, in order to use external PHY chips instead of the embedded transceivers. In section 5.4, a method to directly (i.e., without HIB wrapper) control GPCle IP core is given. In section 5.5, usage of interrupt function is described.

5.1 Source Code Updation

Source code of GPCle is split into multiple VHDL files in template/directory. For user's convenience, all files which entity hib relies on are packed into a single file hib.vhd. Similarly, files necessary for entity gpcie and phypcs are packed into gpcie.vhd and phy.vhd, respectively.


When you modified the source code, change directory to gpciepkg and run make for updation, so that the modifications are reflected to hib.vhd, gpcie.vhd, and phy.vhd.

5.2 GPCle with Faster DMA Write

Source code of GPCle in template/ directory includes highly optimized modules for DMA write transfer. However, these modules are not used by default, since these modules require special care for timing, in order to satisfy timing constraints on Arria GX. In order to activate these modules, change directory to gpciepkg and run make fast. This will generate hibo.vhd and gpcieo.vhd. These are the optimized version of hib.vhd and gpcieo.vhd, respectively. At the best case, the speed would be improved about 20% for DMA write transfer. The speeds of PIO write transfer and DMA read transfer are not affected.

5.3 Usage with External PHY Chip

In order to use external PHY chips instead of the embedded transceivers, you need to modify entity hib defined in template/hibtop.vhd (The modified logic is included in GPCle DS and GPCle SP package, but not in GPCle free-evaluation edition).



Entity hib internally uses instances of three entities: hibctl, gpcie, and phypcs. You need two modifications for these instances. First, remove the instance of phypcs, and also remove the PIPE interface connection between phypcs and gpcie. The instance phypcs is a wrapper for the embedded transceivers that implements PHY PCS and PHY PMA sub layers. These layers are realized by the external PHY chips, and thus phypcs is no longer necessary.

Next, connect the PIPE interface of the instance gpcie to that of the PHY chips. To do this, you need to hardwire I/O pins of the PHY chips and the FPGA device. Then assign the I/O pins to the ports of the topmost entity, and connect these ports to corresponding ports of the hib instance, as well as those of the gpcie instance.

5.4 Direct Handling of GPCle IP Core


Although the HIB wrapper provides a simple interface to the backend logic, it cannot take full advantage of GPCle functionalities. For example, in order to:

implement PIO read/write transfer with address, byte enable, and wait control,


- assign all Base Address Space (BAR0..5) to arbitrary purpose,
- use multiple DMA channels (8 channels at max) or
- issue an interrupt (see section 5.5),

you need to handle GPCle IP core directly (i.e., without HIB) from the backend logic. For this purpose, instantiate entity gpcie (which is defined in gpcie.vhd) in your design. Then, in order to use the embedded transceivers, instantiate entity phypcs (defined in phy.vhd) also, and connect the PIPE interface of these two instances each other.


The backend can communicate with GPCle IP core in two different transfer modes, namely, slave read/write transfer and master read/write transfer. In the slave read/write transfer, GPCle read/write from/to the backend following PIO read/write requests from the host computer. In the master read/write transfer, the backend read/write from/to GPCle following requests from DMA controllers. Timing charts for these transfers are shown below. A timing chart for DMA controller is allow shown. See section 6 for the meanings of the signals in the charts.




Slave write (GPCle writes to the backend): GPCle requests a write transfer by asserting slv_writereq. The backend accept the request by asserting slv_accept when ready. GPCle starts the write transfer immediately after the clock cycle slv_accept is asserted. The data is transfered from the host computer to the PCle device.




Slave read (GPCle reads from the backend): GPCle requests a read transfer by asserting slv_readreq. The backend accept the request by asserting slv_accept when ready. GPCle starts the read transfer immediately after the clock cycle slv_accept is asserted. The data is transfered from the PCle device to the host computer.



Master read (The backend reads from GPCle): The data is transfered from the host computer to the PCle device.



Master write (The backend write to GPCle): The data is transfered from the PCle device to the host computer.



Write to registers of the DMA controller: Set parameters to registers of the DMA controller. The DMA transfer starts when the data size is set by asserting $dma_control(n)(3)$. Here, n denotes channel number of the DMA controller.

5.5 Usage of Interrupt Function

GPCle supports interrupt both with INTx and MSI (GPCle DS and GPCle SP only. Not supported by GPCle free-evaluation edition).

For the interrupt handling, the following ports are provided to the backend logic:

int_req : in std_logic; int_ack : out std_logic;

The backend asserts int_req to request interrupt. GPCle issues an interrupt, and then asserts int_ack. The backend should keep int_req asserted until int_ack is asserted, and deassert int_req as soon as int_ack is asserted. When int_req is deasserted, GPCle deasserts int_ack to indicate it is ready for the next request. The backend have to wait for deassertion of int_ack before requesting the next interrupt.

In ordet to use interrupt, the following generic parameters of the entity gpcie must be set up accordingly:

Interrupt with INTx

- Set generic parameter CFG_COMMAND_INIT bit 10 of the entity gpcie to 1, so that INTx interrupt is enabled.
- Set generic parameter CFG_INT_PIN_INIT of the entity gpcie to specify the interrupt pin.

interrupt pin	parameter value		
INTA	0000_0001		
INTB	0000_0010		
INTC	0000_0011		
INTD	0000_0100		
do not use	0000_0000		

• The Root Complex assign IRQ to the device during the boot process. The assigned value is set to address 3Ch of the PCI Configuration Register.

Interrupt with MSI

MSI offers more flexible method of interrupt compared to INTx. Using MSI, the device can issue a memory write command to an arbitrary address of the Root Complex. However, it should be noted that this method may not be supported by all the hosts (i.e. Root Complexes) on the market.

In order to use MSI, set generic parameter CFG_COMMAND_INIT bit 10 of the entity gpcie to 0, so that INTx interrupt is disabled. In order to see whether the Root Complex supports MSI or not, check ther 0th bit of the MSI Control Register. During the boot process, the bit is set to 1 by the Root Complex. The memory write command is issued using address and data stored in MSI Address and MSI Data registers, respectively. In the case of GPCIe, the MSI Control Register, MSI Address and MSI Data are mapped to the PCI Configuration Register as follows:

PCI Conf. Reg.	MSI Capability Structure					
byte address	31:24 23:16	15:08	07:00			
50	MSI Control Register	next pointer(00h)	capability ID(05h)			
54	MSI Address (32 bit)					
58	0000h	MSI Data (16 bit)				

6 Details of the VHDL Entities

VHDL entities hib, gpcie, and phypcs have various generic parameters and I/O ports. In the following, description for their substantial generic parameters and all I/O ports are given.

6.1 Details of Entity hib

6.1.1 Header Part

For successful compilation, you need to use a package gpciepkg, as well as some other packages defined in standard libraries. The package gpciepkg is defined in gpciepkg.vhd.

Example:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.gpciepkg.all;
```

6.1.2 GENERIC Declaration

Parameter name : DEVICE Type : string

Default value : "Arria GX"

Function: Targeting FPGA device. Should be set to "Arria GX" or

"Stratix II GX".

Parameter name: GENERATION

Type: natural

Default value: 1

Function: Supported speed of the PCI Express link. The values 1 and

2 indicates 2.5GHz (Gen1) and 5.0GHz (Gen2) operation,

respectively.

 $\begin{array}{lll} \mbox{Parameter name}: & \mbox{NLANE} \\ \mbox{Type}: & \mbox{natural} \end{array}$

Default value : -

Function: Link width of the PCI Express link. Should be set to 1, 4

or 8.

Parameter name: PIOWBUF_DEPTH

Type: natural Default value: 8

Function: Depth of the PIO write buffer. The default value 8 denotes

 $256 \ (= 2^8)$ words, that is, 512, 2048, and 4096 bytes for x1, x4, and x8 link, respectively. User rarely need to modify this value, although it affects the performance of PIO write

transfer.

Parameter name: TXBUF_DEPTH

Type: natural Default value: 10

Function: Depth of the backend_data receiving buffer. Default value

10 denotes 1024 (= 2^{10}) words, that is, 2048, 8192, and 16384 bytes for x1, x4, and x8 link, respectively. In order to transfer data exceeding this size in a single DMA write, the backend should implement a flow-control logic to avoid

buffer overflow.

Parameter name : USE_CLK32
Type : natural
Default value : 1

Function: Should be set to 1 whenever possible. You may set this

value to 0 if you cannot supply clk32 input. Then HIB try to boot without using clk32, at the risk of malfunction.

6.1.3 PORT Declaration

Port name : phy_linkup Type : std_logic Direction : out

Function: Asserted when the PCIe link training in the PHY layer is

successfully completed.

Port name : dl_linkup Type : std_logic Direction : out

Function: Asserted when the PCIe link initialization in the Data Link

layer is successfully completed.

Port name: linkspeed

Type : std_logic_vector(3 downto 0)

Direction: out

Function: Speed of the PCI Express link actually negotiated. The

values "0001" and "0010" indicates 2.5GHz (Gen1) and

5.0GHz (Gen2) operation, respectively.

Port name : clk100_ext Type : std_logic

Direction: in

Function: A 100MHz differential input used as a reference clock of

the Gigabit transceivers.

Port name: clk32 Type: std_logic

Direction: in

Function: A clock input used to generate timing for power on reset

signals and transceiver calibration. The clock frequency

can be any value in the range of 10MHz-125MHz.

Port name : mperst Type : std_logic

Direction: in

Function: An active low reset signal.

Port name: rx_in

Type : std_logic_vector(NLANE-1 downto 0)

Direction: in

Function: Input from the PCI Express high-speed serial receiver port.

Port name: tx_out

Type : std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Output to the PCI Express high-speed serial transmitter

port.

Port name : clk_out Type : std_logic Direction : out

Function: A 125MHz clock output generated in the PHY PCS layer

based on clk100_ext input. All parallel signals inside HIB

are synchronized to this clock.

Port name : wake
Type : std_logic
Direction : out
Function : Not used.

Port name : hib_we
Type : std_logic

Direction: out

Function: Write enable for hib_data, which is driven by HIB.

Port name: hib_data

Type: std_logic_vector(NLANE*16-1 downto 0)

Direction: out

Function: Data output from HIB to the backend logic.

Port name : backend_we Type : std_logic

Direction: in

Function: Write enable for backend_data, which is driven by the

backend logic.

Port name: backend_data

Type: std_logic_vector(NLANE*16-1 downto 0)

Direction: in

Function: Data input from the backend logic to HIB.

Port name : reset_backend
Type : std_logic
Direction : out

Function: Active high reset output to the backend logic.

Port name: board_info

Type: std_logic_vector(31 downto 0)

Direction: in

Function: Initial value of a mailbox register board_info. This

register can be read/written by the host computer. It can be used by the backend logic for an arbitrary purpose.

6.2 Details of Entity gpcie

6.2.1 Header Part

For successful compilation, you need to use a package gpciepkg, as well as some other packages defined in standard libraries. The package gpciepkg is defined in gpciepkg.vhd.

Example:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use work.gpciepkg.all;
```

6.2.2 GENERIC Declaration

The default values of generic parameters of entity gpcie are optimized for HIB. You may overwrite them depending on your design requirement.

Parameter name: GENERATION

Type: natural Default value: 1

Function: Supported speed of the PCI Express link. The values 1 and

2 indicates 2.5GHz (Gen1) and 5.0GHz (Gen2) operation,

respectively.

Parameter name : NLANE Type : natural

Default value: 8

Function: Link width of the PCI Express link. Should be set to 1, 4

or 8.

Parameter name : NDMACH Type : natural

Default value: 2

Function: The number of DMA channels to be implemented. At max-

imum, eight channels can be implemented. However, operations only with up to two channels are tested so far.

Parameter name: MAX_READ_REQ_SIZE

Type: natural Default value: 256

Function: The maximum read request size in byte.

Parameter name : MAX_PAYLOAD

Type: natural Default value: 256

Function: The maximum payload size supported (in byte unit). The

maximum payload size actually used may be smaller than the value set here. The actual size is determined through negotiation with the upstream device at link initialization

phase.

Parameter name: CA_PH_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Rx Flow Control buffer (posted, header). The

value is specified by the number of the Transaction-Layer

packets (TLPs) which can be stored.

Parameter name: CA_PD_VC0_INIT

Type: natural Default value: 64

Function: Depth of the Rx Flow Control buffer (posted, data) in 16-

byte unit.

Parameter name: CA_NPH_VC0_INIT

Type: natural Default value: 2

Function: Depth of the Rx Flow Control buffer (non-posted, header).

The value is specified by the number of the TLPs which

can be stored.

Parameter name : CA_NPD_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Rx Flow Control buffer (non-posted, data) in

16-byte unit.

Parameter name: CA_CH_VC0_INIT

Type: natural Default value: 2

Function: Depth of the Rx Flow Control buffer (completion, header).

The value is specified by the number of the TLPs which

can be stored.

Parameter name: CA_CD_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Rx Flow Control buffer (completion, data) in

16-byte unit.

Parameter name: CL_PH_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Tx Flow Control buffer (posted, header). The

value is specified by the number of the TLPs which can be

stored.

Parameter name: CL_PD_VC0_INIT

Type: natural Default value: 64

Function: Depth of the Tx Flow Control buffer (posted, data) in 16-

byte unit.

Parameter name : CL_NPH_VC0_INIT

Type: natural Default value: 2

Function: Depth of the Tx Flow Control buffer (non-posted, header).

The value is specified by the number of the TLPs which

can be stored.

Parameter name : CL_NPD_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Tx Flow Control buffer (non-posted, data) in

16-byte unit.

Parameter name: CL_CH_VC0_INIT

Type: natural Default value: 2

Function: Depth of the Tx Flow Control buffer (completion, header).

The value is specified by the number of the TLPs which

can be stored.

Parameter name: CL_CD_VC0_INIT

Type: natural Default value: 16

Function: Depth of the Tx Flow Control buffer (completion, data) in

16-byte unit.

Parameter name: CFG_VENDOR_ID_INIT

Type: std_logic_vector(15 downto 0)

Default value: x"1b1a"

Function: Vendor ID of KFCR. Do not modify (see the license agree-

ment in section 7).

Parameter name: CFG_DEVICE_ID_INIT

Type: std_logic_vector(15 downto 0)

Default value : x"0e70"

Function: Device ID. Default value 0E70h is the one KFCR assigned

to HIB.

Parameter name : CFG_REVISION_ID_INIT

Type: std_logic_vector(7 downto 0)

Default value: x"01"

Function: Revision ID.

Parameter name: CFG_CLASS_CODE_INIT

Type: std_logic_vector(23 downto 0)

Default value : x"ff0000"

Function: PCI class code.

Parameter name: CFG_BAR0_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"ffff8008"

Function: Initial value of PCI Base Address Register0 (BAR0). The

default value x"ffff8008" denotes 32kbyte, prefetchable,

32-bit address, memory space.

Parameter name: CFG_BAR1_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"fffff008"

Function: Initial value of PCI Base Address Register1 (BAR1). The

default value x"fffff008" denotes 4kbyte, prefetchable, 32-

bit address, memory space.

Parameter name: CFG_BAR2_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"ffff8008"

Function: Initial value of PCI Base Address Register2 (BAR2). The

default value x"ffff8008" denotes 32kbyte, prefetchable,

32-bit address, memory space.

Parameter name: CFG_BAR3_INIT

Type : std_logic_vector(31 downto 0)

Default value: x"00000000"

Function: Initial value of PCI Base Address Register3 (BAR3). The

default value x" 00000000" denotes this register is not used.

Parameter name: CFG_BAR4_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"00000000"

Function: Initial value of PCI Base Address Register4 (BAR4). The

default value x" 00000000" denotes this register is not used.

Parameter name: CFG_BAR5_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"00000000"

Function: Initial value of PCI Base Address Register5 (BAR5). The

default value x"00000000" denotes this register is not used.

Parameter name: CFG_BAR_ROM_INIT

Type: std_logic_vector(31 downto 0)

Default value: x"00000000"

Function: Initial value of PCI Expansion ROM Base Address. The

default value x"00000000" denotes this register is not used.

 $Parameter\ name:\ CFG_SUB_VENDOR_ID_INIT$

Type : std_logic_vector(15 downto 0)

Default value : x"1b1a"

Function: Sub vendor ID.

Parameter name: CFG_SUB_DEVICE_ID_INIT

Type : std_logic_vector(15 downto 0)

Default value: x"0e70"

Function: Sub device ID.

Parameter name: CFG_INT_PIN_INIT

Type: std_logic_vector(7 downto 0)

Default value : x"00"

Function: INTx interrupt pin to be used. See section 5.5 for the

usage.

6.2.3 PORT Declaration

Port name : phy_linkup Type : std_logic Direction : out

Function: Asserted when the PCIe link training in the PHY layer is

successfully completed.

Port name : dl_linkup Type : std_logic Direction : out

Function: Asserted when the PCle link initialization in the Data Link

layer is successfully completed.

Port name: linkspeed

Type : std_logic_vector(3 downto 0)

Direction: out

Function: Speed of the PCI Express link actually negotiated. The

values "0001" and "0010" indicates 2.5GHz (Gen1) and

5.0GHz (Gen2) operation, respectively.

Port name: clk

Type: std_logic

Direction: in

Function: A 125MHz clock input supplied from the PHY PCS layer.

All I/O ports including PIPE interface are synchronized to

this clock.

Port name : rstn

Type : std_logic

Direction: in

Function: An active low reset signal.

The PIPE Interface

Port name : phystatus Type : std_logic

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: powerdown

Type : std_logic_vector(1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name : txdetectrx
Type : std_logic
Direction : out

Function: Refer to the specification of the PIPE Interface.

Port name: txdata

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: txdatak

Type: std_logic_vector(NLANE*2-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: txelecidle

Type : std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: txcompl

Type : std_logic_vector(NLANE-1 downto 0);

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxpolarity

Type: std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxdata

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name : rxdatak

Type: std_logic_vector(NLANE*2-1 downto 0)

Direction:

Function: Refer to the specification of the PIPE Interface.

Port name : rxvalid

std_logic_vector(NLANE-1 downto 0) Type:

Direction:

Function: Refer to the specification of the PIPE Interface.

Port name : rxelecidle

Type: std_logic_vector(NLANE-1 downto 0)

Direction:

Function: Refer to the specification of the PIPE Interface.

Port name: rxstatus

Type: std_logic_vector(NLANE*3-1 downto 0)

Direction:

Function: Refer to the specification of the PIPE Interface.

The Application Interface (as a slave device)

slv_readreq Port name : Type: std_logic out

Direction:

Function: Read request. The read will start right at the clock cycle

when slv_accept is asserted.

Port name : slv_writereq Type: std_logic Direction: out

Function: Write request. The write will start right at the clock cycle

when slv_accept is asserted.

Port name : slv_accept

std_logic_vector(downto 0) Type:

Direction:

Accept for read/write request. Function:

Port name : slv_read
Type : std_logic
Direction : out

Function: When this is asserted, the backend logic should supply data

to ${\tt slv_datain}$ in the next clock cycle.

Port name : slv_write
Type : std_logic
Direction : out

Function: Indicates data is present on slv_dataout.

Port name : slv_bar

Type : std_logic_vector(6 downto 0)

Direction: out

Function: Base address space from/to which current transaction is

reading/writing.

Port name: slv_addr

Type: std_logic_vector(63 downto 0)

Direction: out

Function: Local address from/to which current transaction is read-

ing/writing.

Port name: slv_bytevalid

Type: std_logic_vector(NLANE*2-1 downto 0)

Direction: out

Function: Byte enables for slv_dataout. Valid only for write trans-

action.

Port name : slv_bytecount

Type : std_logic_vector(11 downto 0)

Direction: out

Function: Remaining byte count for current transaction.

Port name: slv_dataout

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: out

Function: Data output from GPCle.

Port name : slv_datain

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: in

Function: Data input to GPCle.

The Application Interface (as a master device)

Port name: ms_wrchannel

Type: std_logic_vector(NDMACH-1 downto 0)

Direction: out

Function: The DMA channel currently occupying the data path for

DMA write, ms_wrdata.

Port name : ms_write Type : std_logic Direction : out

Function: When this is asserted, the backend logic should supply data

to ms_wrdata in the next clock cycle. Used for DMA write

transfer.

Port name: ms_wraddr

Type: std_logic_vector(31 downto 0)

Direction: out

Function: Local address which current DMA write transaction is read-

ing from.

Port name: ms_wrdata

Type: std_logic_vector(NLANE*16-1 downto 0)

Direction: in

Function: Data input from the backend logic to GPCle. Used for

DMA write transfer.

Port name: ms_rdchannel

Type: std_logic_vector(NDMACH-1 downto 0)

Direction: out

Function: The DMA channel currently occupying the data path for

DMA read, ms_rddata.

Port name: ms_read Type: std_logic Direction: out

Function: Indicates data is present on ms_rddata. Used for DMA

read transfer.

Port name : ms_rdaddr

Type: std_logic_vector(31 downto 0)

Direction: out

Function: Local address which current DMA read transaction is writ-

ing to.

Port name: ms_rddata

Type: std_logic_vector(NLANE*16-1 downto 0)

Direction: out

Function: Data output from GPCle to the backend logic. Used for

DMA read transaction.

Port name : int_req
Type : std_logic

Direction: in

Function: Request an interrupt. See section 5.5 for the usage.

Port name : int_ack
Type : std_logic
Direction : out

Function: Indicates the completion of an interrupt. See section 5.5

for the usage.

The Application Interface (as a DMA controller)

An independent set of interface is provided for each DMA(n) channel, where n is a channel ID in 0..NDMACH-1. For example, dma_control signal for the n-th channel can be accessed via dma_control(n)(6 downto 0). The two-dimensional array types used for the definition of these signals, such as each7b and each16b are defined in a package gpciepkg.

Port name: dma_control

Type: each7b(NDMACH-1 downto 0)

Direction: in

Function: DMA control registers

 $dma_control(n)(0)$: Write enable for $dma_paddrlow_in(n)$ $dma_control(n)(1)$: Write enable for $dma_paddrhigh_in(n)$ $dma_control(n)(2)$: Write enable for $dma_laddr_in(n)$ $dma_control(n)(3)$: Write enable for $dma_size_in(n)$

Start a DMA transfer when a '1' is written.

 $dma_control(n)(4)$: Write enable for $dma_param_in(n)$

 $dma_control(n)(6)$: Stop currently running DMA transfer when a '1' is written.

Port name: dma_param

Type: each16b(NDMACH-1 downto 0)

Direction: in

Function: DMA parameter registers

 $dma_param(n)(7 downto 0)$: Not used.

 $dma_param(n)(8)$: Direction of the transfer.

0 : read from the host computer.1 : write to the host computer.

 $dma_param(n)(15 downto 9)$: Not used.

Port name: dma_status

Type: each4b(NDMACH-1 downto 0)

Direction: out

Function: DMA status registers

 $dma_status(n)(2 downto 0)$: Not used.

 $dma_status(n)(3)$: A flag to indicate completion of a DMA transfer.

0 : a transfer is in progress.1 : no transfer is in progress.

Port name: dma_fifocnt

Type: each13b(NDMACH-1 downto 0)

Direction: in

Function: Byte count of a DMA transfer.

For DMA write: The number of bytes the backend logic can supply to GPCle. For DMA read: The number of bytes the backend logic can receive from GPCle.

Port name : dma_paddrlow_in

Type: each32b(NDMACH-1 downto 0)

Direction: in

Function: Lower 32-bit of PCI address at which a DMA transfer starts.

Port name: dma_paddrhigh_in

Type: each32b(NDMACH-1 downto 0)

Direction: in

Function: Higher 32-bit of PCI address at which a DMA transfer starts.

Port name: dma_laddr_in

Type: each32b(NDMACH-1 downto 0)

Direction: in

Function: Local address at which a DMA transfer starts.

Port name: dma_size_in

Type: each32b(NDMACH-1 downto 0)

Direction: in

Function: Size of a DMA transfer (in byte).

Port name: dma_paddrlow_out

Type: each32b(NDMACH-1 downto 0)

Direction: out

Function: Lower 32-bit of PCI address at which a DMA transfer is in progress.

Port name: dma_paddrhigh_out

Type: each32b(NDMACH-1 downto 0)

Direction: out

Function: Higher 32-bit of PCI address at which a DMA transfer is in progress.

Port name: dma_laddr_out

Type: each32b(NDMACH-1 downto 0)

Direction: out

Function: Local address at which a DMA transfer is in progress.

Port name: dma_size_out

Type: each32b(NDMACH-1 downto 0)

Direction: out

Function: Remaining byte count of a DMA transfer in progress.

6.3 Details of Entity phypcs

6.3.1 Header Part

Example:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
```

6.3.2 GENERIC Declaration

Parameter name : DEVICE
Type : string

Default value : "Arria GX"

Function: Targeting FPGA device. Should be set to "Arria GX" or

"Stratix II GX".

Parameter name: GENERATION

Type: natural Default value: 1

Function: Supported speed of the PCI Express link. The values 1 and

2 indicates 2.5GHz (Gen1) and 5.0GHz (Gen2) operation,

respectively.

 $\begin{array}{lll} \mbox{Parameter name} : & \mbox{NLANE} \\ \mbox{Type} : & \mbox{natural} \end{array}$

Default value : -

Function: Link width of the PCI Express link. Should be set to 1, 4

or 8.

Parameter name : USE_CLK32 Type : natural Default value : 1

Function: Should be set to 1 whenever possible. You may set this

value to 0 if you cannot supply clk32 input. Then PHY try to boot without using clk32, at the risk of malfunction.

6.3.3 PORT Declaration

Port name : cal_blk_clk Type : std_logic

Direction: in

Function: A clock input used for transceiver calibration. The clock

frequency can be any value in the range of 10MHz-

125MHz.

Port name : clk32 Type : std_logic

Direction: in

Function: A clock input used to generate timing for power on reset

signals. The clock frequency can be any value in the range

of 10MHz-125MHz.

Port name: clk100 Type: std_logic

Direction: in

Function: A 100MHz differential input used as a reference clock of

the Gigabit transceivers.

Port name : clk125out
Type : std_logic
Direction : out

Function: A 125MHz clock output generated based on clk100 input.

All parallel signals of PHY are synchronized to this clock.

Port name : clk125plllock
Type : std_logic
Direction : out

Function: Asserted when internal PLL is locked and clock output from

clk125out becomes stable.

Port name : rstn
Type : std_logic
Direction : int

Function: An active low reset signal.

Port name: rx_in

Type : std_logic_vector(NLANE-1 downto 0)

Direction: in

Function: Input from the PCI Express high-speed serial receiver port.

Port name: tx_out

Type : std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Output to the PCI Express high-speed serial transmitter

port.

Port name: wake
Type: std_logic
Direction: out

Function: Not used.

The PIPE Interface

Port name : phystatus Type : std_logic Direction : out

Function: Refer to the specification of the PIPE Interface.

Port name: powerdown

Type : std_logic_vector(1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name : txdetectrx
Type : std_logic

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: txdata

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: txdatak

Type: std_logic_vector(NLANE*2-1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: txelecidle

Type : std_logic_vector(NLANE-1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: txcompl

Type : std_logic_vector(NLANE-1 downto 0);

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: rxpolarity

Type : std_logic_vector(NLANE-1 downto 0)

Direction: in

Function: Refer to the specification of the PIPE Interface.

Port name: rxdata

Type : std_logic_vector(NLANE*16-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxdatak

Type: std_logic_vector(NLANE*2-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxvalid

Type: std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxelecidle

Type : std_logic_vector(NLANE-1 downto 0)

Direction: out

Function: Refer to the specification of the PIPE Interface.

Port name: rxstatus

Type : std_logic_vector(NLANE*3-1 downto 0)

Direction : out

Function : Refer to the specification of the PIPE Interface.

7 License

7.1 Lincense for GPCle DS and GPCle SP

Permission is hereby granted to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software under the following conditions:

- In no event arising from, or in connection with the Software, shall K&F Computiong Research Co. be liable for any claim, damages or other liability,
- As a general rule, you are prohibited from using, selling or any activity related to the Software inside the United States. If you plan to do so, you need to ask the authors for the permission.
- It is not permitted to distribute the Software and its modified version, while products obtained using them, including netlist and bit-stream data synthesized from them, can be distributed with or without charge.
- All copies and forks of the Software shall subject to this license agreement.
- The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

7.2 Lincense for GPCle free-evaluation edition

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software under the following conditions:

- Any PCI Express interface logic generated by the Software should have vendor ID of K&F Computing Research Co., 1B1Ah, as its initial value of address 00h of PCI configuration register. User of the interface logic should not modify the value.
- Any products obtained using the Software, including logics designed with the Software, hardwares
 which one of such logics is configured into, and research outcomes obtained using one of such logics
 or hardawres, must explicitly describe the fact "the product is obtained using PCI Express IP Core
 GPCIe developed and distributed by K&F Computiong Research Co.", in the product itself, user's
 guide, published paper, or any substantial part of the product.
- In no event arising from, or in connection with the Software, shall K&F Computiong Research Co. be liable for any claim, damages or other liability,
- As a general rule, you are prohibited from using, selling or any activity related to the Software inside the United States. If you plan to do so, you need to ask the authors for the permission.
- All copies and forks of the Software shall subject to this license agreement.
- The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

8 Modification History

version	date	description	author(s)
1.4.3	08-Feb-2013	Usage of interrupt function added to the User's Guide.	AK
1.4.2	07-Apr-2012	remote update support for Cyclone IV GX.	AK
1.4.1	14-Jan-2012	backend_clk dynamical reconfiguration support for Cyclone IV GX.	AK
1.4.0	05-Dec-2011	Stratix II GX Gen2 support integrated (formerly in a separate package).	AK
1.3.3	21-Nov-2011	Altera Cyclone IV GX Dev Kit (soft IP Gen1 $x1/x4$) supported.	AK
1.3.2	02-Mar-2011	Altera Cyclone IV GX Starter Kit (soft IP Gen1 x1) supported.	AK
1.3.1	10-Aug-2010	Added a function to dynamically reconfigure backend_clk frequency (Stratix IV only).	AK
1.3.0	04-Jul-2010	Stratix IV (soft IP Gen1 $\times 1/\times 4/\times 8$) supported. L0s state added to LTSSM.	AK
1.2.0	06-Mar-2010	Packages for free-evaluation edition and development suit integrated. Directory structure changed.	AK
1.1.1	29-Nov-2009	Timing charts added to the User's Guide.	AK
1.0	03-Aug-2009	Several improvements in the logic and the driver.	AK
0.8.1	03-Jan-2009	User's Guide PDF version created.	AK
8.0	17-Nov-2008	Logic optimized.	AK
0.7	09-Oct-2008	Support for x1.	AK
0.6	28-Sep-2008	Support for DMA read.	AK
0.5	28-Jul-2008	DMA write performance improved. User's Guide created.	A. Kawai

Contact address for questions and bug reports: K&F Computing Research Co. (support@kfcr.jp)